



<p>Tolerances Except as Noted .x = +/- .05 .xx = +/- .01 .xxx = +/- .005 Dimensions in inches</p>	<b>Revisions</b>				<b><u>Impellimax</u></b>		
	A		9/25/89	P.C.	<b>OUTLINE</b>		
	B		6/7/95	P.C.			
C	ECO 2135	2/16/01				Sheet 1 of 2	
<p>Information herein is believed accurate. Suitability not guaranteed.</p>					Drawn By:	Date:	Drawing #  <b>DS7-50</b>
					J.P.	6/7/95	
					DRF:	Approved:	
						P. C.	

PIN	CONNECTION	PIN	CONNECTION
1	+ 5 V	22	TP 0
2	Input A	21	Output 0/7
3	Input B	20	Output 1
4	Input C	19	Output 2
5	Input E	18	Input 0/7
6	Ground	17	Output 3
7	NC	16	NC
8	NC	15	Output 4
9	Zen	14	NC
10	TP 7	13	Output 5
11	- 5 to - 15V	12	Output 6

**Notes:**

- 1) Input are direct connection to 54LS138 IC, with 4K nominal pull-ups. E input must be hi for decoding operation. Connect in 0/7 to TP 0 to allow decoding from 000, or connect in 0/7 to TP 7 to allow decoding from 001.
- 2) Swichting speed is 30 nsec typical into resistive loads. Outputs are not spiked.
- 3) Negative supply range is - 4 to - 12 V for A logic code, - 4 to - 15 V for B logic code. Negative output current increases with increasing negative voltage.
- 4) Unit is reverse bias protected and contains internal .01 uF bypass capacitors on both power supplies.
- 5) Quiescent current is +50 mA / - 10 mA max.

Tolerances Except as Noted .x = +/- .05 .xx = +/- .01 .xxx = +/- .005 Dimensions in inches	Revisions				<b><u>Impellimax</u></b>		
	A		9/25/89	P.C.	<b>OUTLINE</b>		
	B		6/7/95	P.C.			
C	ECO 2135	2/16/01				Sheet 2 of 2	
Information herein is believed accurate. Suitability not guaranteed.				Drawn By: J.P.	Date: 6/7/95	Drawing #  DS7-50	
				DRF:	Approved: P.C		